
Fig. 1






Verilog Example For Resource Sharing Learning

```
module example(in1,in2,in3,in4,in5,in6,in7,in8,sel,y);
input [3:0] in1,in2,in3,in4,in5,in6,in7,in8;
input [2:0] sel;
output [7:0] y;
reg [7:0] y;
always @(in1 or in2 or in3 or in4 or in5 or in6 or in7 or in8 or sel) begin
  case(sel)
     1:
                         // multiplier m1
        y = in1 * in2;
        y = in3 * in4;
                         // multiplier m2
     3:
                         // multiplier m3
        y = in5 * in6;
     default:
                         // multiplier m4
        y = in7 * in8;
  endcase
end
endmodule
```

Fig. 3

(a) Sharing Pair Examples






Fig. 4A

(b) Golden Circuit




Fig. 4B

(c) Revised Circuit





Fig. 4C






Fig. 5

(a) Golden Netlist




Fig. 6A

(b) Revised Netlist






Fig. 6B

(c) Learning Steps









Fig. 6C

SIMILARITY-DRIVED NTHESIS FOR EQUIVALENCE CHECKING OF CONTROL DESIGNS
CHEN et al.
DOCKET NO. M-12149 US

8/9



YNTHESIS FOR EQUIVALENCE CHECKING OF CO LEX DESIGNS DOCKET NO. M-12149 US

9/9

Multiplier Example P[6:0] = A[3:0] * B[2:0]




Fig. 8